Master of Engineering (MEng / ME), Very Large Scale Integration (VLSI) Design Degree Average Salary

Master of Engineering (MEng / ME), Very Large Scale Integration (VLSI) Design Median Salary by Years Experience

Rs 0Rs 1.4M

5-9 years
5 profiles
Rs 1,000,000

  • Country: India
  • Currency: INR
  • Updated: 18 Jun 2016
  • Individuals Reporting: 6
  • View Table

Find Out Exactly What You Should Be Paid

India (change)

Key Stats for Master of Engineering (MEng / ME), Very Large Scale Integration (VLSI) Design

1-4 years
17%
5-9 years
83%
Rs 455,000 - Rs 1,450,000
United States (change)

Subscribe to Our Newsletter

Salary and career advice to put you a step ahead.
newsletter icon


Get Career Tips & Advice

PayScale Research
Center