Design Verification Engineer Salary (India)

A Design Verification Engineer earns an average salary of Rs 676,745 per year. Experience strongly influences pay for this job. A skill in Perl is associated with high pay for this job. People in this job generally don't have more than 10 years' experience.
Design Verification Engineer Total Pay (?
XAll compensation data shown are gross, national 10th to 90th percentile ranges. Pay can vary greatly by location. To view local data, take the PayScale survey.
)
Rs 289,430 - Rs 1,717,568
(Median)
290K
680K
1M
2M
MEDIAN: Rs 676,744
10%
50%
75%
90%
Add this chart to your site

National Salary Data

 (?
XAll compensation data shown are gross, national 10th to 90th percentile ranges. Pay can vary greatly by location. To view local data, take the PayScale survey.
)
Rs 0Rs 700KRs 1.4MRs 2.1M
Salary
Rs 289,430 - Rs 1,717,568  
   
Bonus
Rs -21.04 - Rs 173,573  
Profit Sharing
Rs 10,766 - Rs 297,988  
Total Pay (?
XTotal Pay combines base annual salary or hourly wage, bonuses, profit sharing, tips, commissions, overtime pay and other forms of cash earnings, as applicable for this job. It does not include equity (stock) compensation, cash value of retirement benefits, or the value of other non-cash benefits (e.g. healthcare).
)
Rs 297,776 - Rs 1,847,827  
PayScale
Country: India | Currency: INR | Updated: 9 Jun 2014 | Individuals Reporting: 218
Is Design Verification Engineer your job title? Get a personalized salary report!
Location:
United States (change)
Years in Field/Career:

Design Verification Engineer Job Listings

Search for more jobs:
job title / company
location
Popular Skills for Design Verification Engineer
Pay Difference By Location
Hyderabad
up arrow 7%
National Average
Rs 721,000
Larger circles over a city indicate a job is popular in that location.
Related Job Salaries

Experience Affects Design Verification Engineer Salaries

Experienced
up arrow 183%
National Average
Rs 721,000

Skills That Affect Design Verification Engineer Salaries

Perl
up arrow 11%
SystemVerilog
up arrow 4%
National Average
Rs 721,000
C++
up arrow 8%
verilog
up arrow 10%
System Verilog
up arrow 11%
uvm
up arrow 12%
Verilog Vhdl
up arrow 14%
Job Satisfaction
Highly satisfied Image
Highly satisfied
Rated 4 out of 5 based on 34 votes.
Gender
Female
11%
female alumni
 
Male
89%
male alumni
Years of Experience
Less than 1 year
5%
1-4 years
55%
5-9 years
31%
10-19 years
9%
Common Health Benefits
medical benefits Medical: 84% dental benefits Dental: 11%
vision benefits Vision: 10% employee benefits None: 16%
Find Out Exactly What You Should Be Paid
Job Title:
Years in Field/Career:
Location:
United States (change)
- OR -