Design Verification Engineer Salary (India)

A Design Verification Engineer earns an average salary of Rs 640,397 per year. Experience strongly influences pay for this job. A skill in Perl is associated with high pay for this job. People in this job generally don't have more than 10 years' experience.
Design Verification Engineer Total Pay (?
XAll compensation data shown are gross, national 10th to 90th percentile ranges. Pay can vary greatly by location. To view local data, take the PayScale survey.
)
Rs 256,251 - Rs 1,671,541
(Median)
260K
640K
1M
2M
MEDIAN: Rs 640,396
10%
50%
75%
90%
Add this chart to your site: 640px    300px

National Salary Data

 (?
XAll compensation data shown are gross, national 10th to 90th percentile ranges. Pay can vary greatly by location. To view local data, take the PayScale survey.
)
Rs 0Rs 700KRs 1.4MRs 2.1M
Salary
Rs 256,251 - Rs 1,671,541  
   
Bonus
Rs -20.97 - Rs 170,029  
Profit Sharing
Rs 257.06 - Rs 295,898  
Total Pay (?
XTotal Pay combines base annual salary or hourly wage, bonuses, profit sharing, tips, commissions, overtime pay and other forms of cash earnings, as applicable for this job. It does not include equity (stock) compensation, cash value of retirement benefits, or the value of other non-cash benefits (e.g. healthcare).
)
Rs 279,504 - Rs 1,810,749  
PayScale
Country: India | Currency: INR | Updated: 5 Aug 2014 | Individuals Reporting: 238
Is Design Verification Engineer your job title? Get a personalized salary report!
Location:
United States (change)
Years in Field/Career:

Design Verification Engineer Job Listings

Search for more jobs:
job title / company
location

Popular Skills for Design Verification Engineer

Pay Difference By Location

up arrow 13%
Pune
up arrow 6%
Hyderabad
up arrow 5%
National Average
Rs 675,000
Chennai
up arrow 29%
Larger circles over a city indicate a job is popular in that location.

Related Job Salaries

Experience Affects Design Verification Engineer Salaries

Experienced
up arrow 203%
National Average
Rs 675,000

Skills That Affect Design Verification Engineer Salaries

Perl
up arrow 11%
SystemVerilog
up arrow 2%
National Average
Rs 675,000
System Verilog
up arrow 4%
verilog
up arrow 9%
Verilog Vhdl
up arrow 9%
uvm
up arrow 24%
C++
up arrow 25%

Job Satisfaction

Highly satisfied Image
Highly satisfied
Rated 4 out of 5 based on 38 votes.

Gender

Female
12%
female alumni
 
Male
88%
male alumni

Years of Experience

Less than 1 year
7%
1-4 years
55%
5-9 years
30%
10-19 years
8%

Common Health Benefits

medical benefits Medical: 81% dental benefits Dental: 10%
vision benefits Vision: 9% employee benefits None: 18%
Find Out Exactly What You Should Be Paid
Job Title:
Years in Field/Career:
Location:
United States (change)
- OR -