Design Verification Engineer with verilog Skills in Bangalore Salary (India)

A Design Verification Engineer with verilog skills in Bangalore, Karnataka earns an average salary of Rs 905,384 per year. Most people with this job move on to other positions after 20 years in this career. Experience strongly influences pay for this job.

Rs 183,831 - Rs 2,348,914
Rs 180K
Rs 910K
Rs 2M
MEDIAN: Rs 911,592
10%
50%
90%

Add this chart to your site: 640px    300px

Local Salary Data (?
XAll compensation data shown are gross 10th to 90th percentile ranges. Take the PayScale Survey to find out how location influences pay for this job.
)
Rs 0Rs 900KRs 1MRs 2M
Salary
Rs 183,831 - Rs 2,348,914  
   
Bonus
Rs 0.00 - Rs 412,168  
Profit Sharing
Rs -21.77 - Rs 295,898  
Total Pay (?
XTotal Pay combines base annual salary or hourly wage, bonuses, profit sharing, tips, commissions, overtime pay and other forms of cash earnings, as applicable for this job. It does not include equity (stock) compensation, cash value of retirement benefits, or the value of other non-cash benefits (e.g. healthcare).
)
Rs 198,774 - Rs 2,436,883  
Country: India | Currency: INR | Updated: 4 May 2017 | Individuals Reporting: 78

Find Out Exactly What You Should Be Paid

United States (change)

Employers: Start Here »

Design Verification Engineer Job Listings

Search for more jobs:

Key Stats for Design Verification Engineer

Gender

Female
6 %
Male
94 %
Less than 1 year
8%
1-4 years
59%
5-9 years
19%
10-19 years
14%
ADVERTISEMENT
Location:
Years in Fields/Career:
United States (change)

Experience Affects Design Verification Engineer Salaries

Experienced
▲151%

Mid-Career
▲49%

National Average
Rs 940,000

Entry-Level
▼14%

Gender

Female
6 %
Male
94 %

Years of Experience

Less than 1 year
8%
1-4 years
59%
5-9 years
19%
10-19 years
14%

Common Health Benefits

medical benefits
Medical: 72%
dental benefits
Dental: 9%
vision benefits
Vision: 4%
no benefits
None: 26%
ADVERTISEMENT