An Entry-Level Design Verification Engineer at Intel Corporation earns an average salary of $87,342 per year.

$77,758 - $98,926
$78K
$87K
$99K
MEDIAN: $87,341
10%
50%
90%

Add this chart to your site: 640px    300px

National Salary Data (?
XAll compensation data shown are gross 10th to 90th percentile ranges. Take the PayScale Survey to find out how location influences pay for this job.
)
$0$50K$100K$150K
Salary
$77,758 - $98,926  
   
Bonus
$814 - $9,156  
Profit Sharing
$2,500  
Total Pay (?
XTotal Pay combines base annual salary or hourly wage, bonuses, profit sharing, tips, commissions, overtime pay and other forms of cash earnings, as applicable for this job. It does not include equity (stock) compensation, cash value of retirement benefits, or the value of other non-cash benefits (e.g. healthcare).
)
$81,035 - $105,992  
Country: United States | Currency: USD | Updated: 28 Oct 2016 | Individuals Reporting: 27

Find Out Exactly What You Should Be Paid

United States (change)

Employers: Start Here »

Design Verification Engineer Job Listings

Search for more jobs:

Key Stats for Design Verification Engineer

Gender

Female
36 %
Male
64 %

Job Satisfaction

Highly satisfied
Rated 4 out of 5
based on 2 votes.
Less than 1 year
36%
1-4 years
57%
5-9 years
7%
Location:
Years in Fields/Career:
United States (change)

Skills That Affect Design Verification Engineer Salaries

Perl
up arrow 1%

National Average
$92,000

verilog
up arrow 1%

C++
up arrow 2%

Verilog Vhdl
up arrow 2%

C++ Programming Language
up arrow 4%

Job Satisfaction

Highly satisfied
Rated 4 out of 5
based on 2 votes.

Gender

Female
36 %
Male
64 %

Common Health Benefits

medical benefits
Medical: 93%
dental benefits
Dental: 75%
vision benefits
Vision: 75%
dental benefits
None: 7%
ADVERTISEMENT