Average Salary for Skill: Verilog Vhdl

Skill: Verilog Vhdl Median Salary by Job
Job
National Salary Data 
Rs 0Rs 900KRs 1MRs 2M
Design Verification EngineerRs 999,897  
   
Design EngineerRs 650,000  
ASIC Design EngineerRs 575,000  
Staff EngineerRs 2,437,500  
Verification SpecialistRs 850,000  
Senior ASIC Design EngineerRs 2,700,000  
Senior ASIC EngineerRs 2,549,020  
Country: India | Currency: INR | Updated: 23 Sep 2017 | Individuals Reporting: 134

Find Out Exactly What You Should Be Paid

United States (change)

Verilog Vhdl Job Listings

Get Career Tips & Advice

United States (change)
ADVERTISEMENT

Subscribe to Our Newsletter

Salary and career advice to put you a step ahead.
newsletter icon

ADVERTISEMENT
ADVERTISEMENT